Pradyumna Goli

 

Graduate Student

Nano Device Laboratory

Department of Electrical Engineering

University of California Riverside.

 

Ph: (951)-288-1177

Email: pgoli at ee dot ucr dot edu

Text Box: Text Box:

It all started here

Know me

Text Box:

What am i?

Quick links

Know me

 

 

"Imagination is more important than Knowledge”

                                                                                                                                                                        Albert Einstein

About me

Text Box: .

Current Status

Text Box: I am currently working on my thesis for my masters, Which involves lots of theoretical analysis and simulation of Graphene Nanoribbons. I am also working to start my PhD in Material Science program at UCR.

Research Interests

Text Box:  Implement ULSI using Graphene.
 Designing an efficient solar cell for alternative source of energy.

Objectives

Text Box: Professional Objective:  To be a successful researcher and be able to contribute a valuable amount of research in the field of nanotechnology.
Personal Objective:  To bring awareness among people about the importance of this environment and prevent the planet from being polluted and  To take active part in Green Revolution and make this planet green and make this planet a paradise for our future generations.

What am I ?

 

 

"Anyone who has never made a mistake has never tried anything new”

                                                                                                                                          Albert Einstein

Education

Text Box:

Research work

Text Box: Study of effect of modification on graphene structure on its electronic and transport properties.
Thermal transport properties in Graphene nano ribbon.

Certifications and Memberships

Text Box: Member of Semiconductor research Center SRC.
Certified in VLSI backend Design By Cadence.
Member of IEEE for 3 years.

Work Experience

Text Box:

Career projects

Text Box:

Academic Projects

Text Box: Review on Fabrication of Graphene using CVD technique
Review on Emerging Double-Gate MOSFET Technology
Review on Nuclear Magnetic Resonance Spectroscopy
Simulation of RISC processor using VHD

Personal Projects

Text Box: Laser listening device
This device is a spying gadget that is capable of catching any conversation that takes place within a large radius; it works on the principle of Reflection of light.

Robo-Telescope
I have designed a tripod mount for telescope with two stepper motors which can be operated using a computer. In this device, the pole star was taken as reference and the sky map defined with respect to it. The stepper motors were configured such that, when the name of a star is given, it is searched on sky map first and steppers are rotated with respect to the coordinates of the star according to the map.

Honors

Text Box: I am Certified in VLSI Design Engineering Specializing in Layout Design by,Cadence, University of California, Santa Cruz-Extension.
Was elected as the President of the Technical Association of ECM department, SNIST during the year 2006-2007.
Was appointed as an Executive Committee Member for IEEE STUDENT CHAPTER, SNIST.
Conducted student motivation activities on methodologies of Presenting Technical Papers and Mini Projects as part of Technical association.
Co-Founded the The En?gma Project, (http://www.enigmaportal.com), now well known across the national student community as a project that helps students obtain useful information on academics for free. The project  received the following  appreciation  from various personalities:
Dr.P.Narsimha Reddy, Director, SNIST described the website as “the one stop for all academic needs of a student”’.
Our project was appreciated by Dr.A.S.Rao, Scientist ‘G’, Department of Science and Technology, Government of India, New Delhi as one of the best students’ projects.
The Hindu, well known National Newspaper of India, expressed their appreciation by publishing a half page article in the national edition of their news daily.
Part of Mission Green earth (an joint initiative of The  Art of Living and UNEP for 10 billion plantation across the world) 
  http://www.standuptakeactionaolun.com/

 

 

"Education is what remains after one has forgotten everything he learned in school”

                                                                                                                                                         Albert Einstein

Technical Proficiency

Text Box: Laboratory:
Hot Disk Thermal Constants analyzer (transient plane source technique for thermal conductivity   measurement).
LFA 447 Laser Flash (for thermal diffusivity measurement).
Fluorescent Spectrometer.

Technical:
EDA Tools: COMSOL, Quantumwise– Virtual Nano Lab, SoC Encounter, NanoRoute Router, Common Timing Engine, Assura DRC/LVS, Assura RCX, Calibre.
Applications: Microsoft Office.                                    
Operating Systems: Ubuntu, Windows Vista, Windows XP.
Functional: 
Thermal Conductivity and diffusivity measurements of materials.
Managing Floor Planning, Power Planning, Placement, Routing, CTS, Static Timing Analysis and Time closing, ECO, Physical Verification (DRC, LVS). Concepts of Signal Integrity and clock distribution techniques. 
Creating test plans, test cases and test benches for carrying out tests of the hardware at various stages.
Text Box:

And the story goes on

Text Box:

Specialities

 

 

I am currently a graduate student, pursuing my Masters in Electrical Engineering with Nano materials, devices and circuits as my specialization. I am member of Nano device Laboratory headed by Dr Alexander A Balandin. I obtained my Bachelors Degree from  Electronics and Computers Engineering from Jawaharlal Nehru Technological University, Hyderabad , India. I am a certified in VLSI backend design by Cadence and University of California, Santacruz– extension. I am an active volunteer of  Art of living which is one of UN’s largest volunteer-based NGO

University of  California, Riverside

Masters of Science in Electrical Engineering with Nano materials, devices and circuits as my specialization

Advisor: Dr Alexander A Balandin

GPA: 3.7/4.0

 

University of California, Santacruz-extension

Diploma in VLSI Layout Design

 

Sreenidhi Institute of Science and Technology, Andhra Pradesh, India

Bachelor of technology in Electronics and Computers Engineering, June 2007

Dissertation: Implementation of RISC Processor using VHDL.

Research Associate, Nano Device Laboratory, University of California Riverside

Advisor: Dr Alexander A Balandin

Role: Performed data collection, analysis on graphene.

Sep 2008 – Present

Volunteer : Took part in Mission Green Earth (Joint venture of The Art of Living and UNEP) for 10 billion plantation across the globe.

May 2008 – Jul 2008

Internship: TTM (I) Pvt Ltd, Hyderabad, India  as layout design Engineer.

Sep 2007 – Apr 2008

 

 

Block Level Design

(Block of Hierarchical Design)

Full Chip Design (Flat)

Full Chip Design (Flat)

Technology

:

180 nm (TSMC)

180 nm (UMC)

180 nm (TSMC)

Gate Count

:

107,000

122,400

61,369

Macros

:

04

-

-

Blocks/Cells/IOs

:

 

12/24,800/120

4/11,342 /71

Frequency

:

50 MHz

150 MHz

71.43 MHz

Tools

:

Cadence-SOC Encounter, Mentor Graphics-Calibre.

Duration

 

 

3 months

2.5 months

1.5 months

Scope

:

It involved performing sanity checks, data preparation, Uniquify the net list, floor planning, power planning, placement, trial route, RC Extract, timing analysis, CTS, Detail Route, GDS-II out, DRC and LVS..