COURSE SYLLABUS
EE260-001 RF Integrated Circuit Design (EE221)

Spring 2009
Dept. of Electrical Engineering
University of California, Riverside

Instructor: Prof. Albert Wang  Office: 417 EBU2
Phone: (951) 827-2555  Email: aw@ee.ucr.edu
Office Hours: Wednesday 2:00pm-4:00pm  Web: http://www.ee.ucr.edu/~aw
TA: None

Course Objective: Essentials of contemporary RF CMOS integrated circuit analysis and design.

Lecture M, 2:10pm-6:00pm, 141 Engineering II
Prerequisites: EE100A/B, Senior & Graduate standing and Instructor Permit

• Other reference materials to be provided.

Exam: Exam: 5/18, M
Project: Course Design Project in Teams of Two + in-class presentation
Grades: Exam: 60% + HW: 5% + Project: 35%

Topical Outlines & Schedule
(Subject to modification upon progresses)

<table>
<thead>
<tr>
<th>Weeks</th>
<th>Date</th>
<th>Lecture Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3/30</td>
<td>Passive/active IC devices,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Passive RLC network,</td>
</tr>
<tr>
<td>2</td>
<td>4/6</td>
<td>Distributed systems,</td>
</tr>
<tr>
<td>3</td>
<td>4/13</td>
<td>Smith chart,</td>
</tr>
<tr>
<td>4</td>
<td>4/20</td>
<td>Bandwidth estimation,</td>
</tr>
<tr>
<td>5</td>
<td>4/27</td>
<td>RF amplifier design,</td>
</tr>
<tr>
<td>6</td>
<td>5/4</td>
<td>Voltage reference &amp; biasing,</td>
</tr>
<tr>
<td>7</td>
<td>5/11</td>
<td>Noise, LNA design,</td>
</tr>
<tr>
<td>8</td>
<td>5/18</td>
<td>Mixers,</td>
</tr>
<tr>
<td>9</td>
<td>5/25</td>
<td>RF power amplifiers,</td>
</tr>
<tr>
<td>10</td>
<td>6/4</td>
<td>Feedback systems,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Phase-locked loop,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Oscillator, Synthesizer, etc.</td>
</tr>
<tr>
<td>Final</td>
<td>6/6-12</td>
<td>Project presentation, 6/4, TH</td>
</tr>
</tbody>
</table>