College of Engineering University of California, Riverside EE134 Final Project: 4-BIT ADDER 3-20-03

> Team 4 Dustin Jameson Ronald Alfonso Chris Tiu

Introduction:

Our project for this class is to design and implement a 4-bit adder at the transistor level, using of Cadence software we will do this. After calculating the truth table for the adder, we are to draw a logic gate diagram, stating which logic gates will be used. After which, we will then draw the Transistor schematic of the adder. Finally we will then create a layout for each of the logic gates, then combining them in a single layout to complete the design process of the adder. Once this is completed, we are to have the chip fabricated by connecting the adder to the pad frame and then sent to MOSIS to be constructed.

Procedure:

Using the following block diagram for a 1-bit adder we will construct a 4-bit adder by carrying the Cout into the Cin of the next adder. Thus there will be a parallel input for bits A (4-bits), B (4-bits), and Carry-in, or Cin (1-bit) giving a total of 9 inputs. There will be 5 outputs S (4-bits) and a Cout bit. First we need to construct the logic gates required by the schematic below. These inputs and outputs combined will give a total of 14 pins not including the 2 pins for power and ground.



Logic of the 4-bit adder: Truth table

Α	B	Cin	SUM	Cout
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Gate Schematics:

The following includes the NAND2 and XOR2 gates that needed to be constructed to build the 4-bit adder. Included are the truth tables and schematics and layouts for each.

NAND2:



Α	B	Y
0	0	1
0	1	1
1	0	1
1	1	0







А	В	Y
0	0	0
0	1	1
1	0	1
1	1	0





2. Logic Gate schematic

Once the truth table and logic equations have been simplified. We can now proceed to the next step, which is the logic gate schematic. Here we apply the equations obtained from the truth table, in order to draw out the corresponding logic gate schematic. In this case, we can just one full adder schematic, and then repeat the process three more times in order to complete the 4-bit adder circuit. A picture of our circuit is attached on a separate sheet of paper.



3. Transistor-level schematic

After the completion of the Logic Gate Schematic, we then assemble the schematic in terms of transistors, p-mos, and n-mos transistors.



4. Layout Schematic:



Padframe:

🗶 Virtuo	so® Lay	out Readir	ng: bondp	ad pa	lframe l	ayout																۶×
X: 89	9.10	Y: -70	4.70	(F)	Select:	0	dX:		d١	/: 		D	st:		Cmd	:						12
Tools	Design	Window	Create	Edit	Verify	Connectivit	y (Options	Rout	te	NCSU										н	lelp
A																						
<u>کر</u>											\Box	4	+	0								
6											ŭ,	are		Ě								
\sim											ğ	ð	ad	ğ								
튙뉟									Ω		Δ	<u>a</u>	Δ.	Ω	Ω							
111					P	ad_bidirhe											padinc					
														2.	Ľ		padinc					
						ad bidirhe										1	nadina					
															B		paanto					
						ad_bidirhe									£		padinc					
																	padinc					
					ĸ	badand											padinc					
																	padine					
																	paane					
					ł	badout											padinc					
																	padinc					
						oadinc											padina					
						0					0	+	+2	+2		+2	0					
											<u> </u>	0					df					
								ad			ğ	<u>a</u>	<u>a</u> d	D D								
												<u>a</u>	Δ	Δ								
																						7
m	ouse L:	showCli	ckInfo())				M: mor	usePoj	pUp	0						R:hiZoomAbs	oluteScale	(hiGetC	urrent	/indow()	
>																						

Pinout:



Testing:

To test this chip one needs to supply a high or low to bits A (4-bits), B (4-bits), and the Carry-in. If one were to input A0 = 1, B0 = 1, Cin = 0, the following output would be S1 = 1, which would mean 2. Also don't forget to connect the power and ground!