David Ginsberg EE134 Project Simple ALU Layout with the Cadence Suite

> Professor: Dr. Roger Lake TA: Junjie Yang

I have designed a simple Arithmetic Logic Unit (ALU) that performs 4 operations. It can add, subtract, check if two numbers are equal, or check if one number is greater than the other number. It has two 4-bit data inputs, one 2 bit select line, and a 5-bit (4-bits and a carry/borrow) output line.

First I designed each of the basic logic components necessary to build this ALU. These can be seen in figures 1-6. The order they appear is inverter, AND, OR, transmission gate, XOR, and multiplexer. For many of these components I followed the VLSI design style given by R. Jacob Baker, Harry W. Li, and David E. Boyce in their book CMOS Circuit Design, Layout and Simulation. The inverter, AND, OR and multiplexer all follow their standard design. I used the transmission gate implementation of the XOR and multiplexer. Each of these components includes a schematic, simulation and a layout. I used the transistors from the NCSU digital library in order to design and simulate the schematics.

Once I had completed the basic logic gates, I could create the more advanced logic structures. I used these basic logic structures to build a 2-bit adder and a 2-bit subtractor. The schematics and layouts for these components can be seen in figures 7 and 8.

Once all the ALU components had been designed they just had to be put together and simulated. The ALU schematic can be seen in figure 9a. I performed a simulation on this schematic using Verilog XL. The simulation input file can be seen in Table 1, and the simulation waveforms can be seen in figure 9c. The layout for ALU can be seen in figure 9c and 9d.

After all this was completed, the ALU was small enough that there would be extra space left on the die. In the extra space I connected 800 inverters in series to create a ring oscillator. This can be seen in figure 10a and a more detailed view can be seen in figure 10b. All the inverters are minimum size. The frequency of oscillation should be about 4.07Mhz.



Figure 1a. Inverter Schematic

DAI Signalscan Waveform:1	6									<u> </u>
<u>File E</u> dit <u>C</u> ontrol <u>V</u> iew	Format	Options <u>W</u> ir	ndows <u>H</u> elp)						
Undo Cut	Сору	Paste	Delete	ZoomInX		ZoomOutX	ZmOutXFull	Emplorid	CrtMarker	DesBi
TimeA = 0(0) ns Sim End = 50 ns Cur2-Cur1 = 0 ns	Cursor1 Cursor2 TimeA = 0	= 0(0) ns = 0 ns 0(0) ns 5 ₁ 10	,15	₁ 20	,25	,30	,35	40 r	45 ns	
Group: A					·				Groups	
					-				A	A
	-								Ā	

Figure 1b. Inverter Simulation

¥ Virt	JOSO® Lay	out Editing	g: my_pa	rts inv	layout													3	. 0	×
X; 1	0.30	Y; 26.2	:5	(F) 3	elect: D	dX:	đ	IY;	1	Ast:	Qn	id:							1	10
Tools	Design	Window	Create	Edit	Vertty	Connectivity	Options	Route	NCSU										Hel	4
dal							-		1000	-				-				-		13
6																				
및																				
G.								- H												
1																				
G							1													
~									-											
-																				
E																				
-																				
1								•	8											
14																				
1																				
0																				
-																				
HH								R												
1 Plan																				
30							12 - 2017	0	0											
50 cm							1.1		81											
11																				
1.57							14													
2							5	. Call	.											
1000								8												
[alcd]																				
-								12	_											
4			+		80.90 - P	11.90 A. A.	9.85%			1 (1) (1)		- 400 -				•		• ÷		7
11	nouse l.	show(1)	ckInEni	1		New	nousePont	0 0			R	sin	eri]e	oVi-	Wave	form	sChkri	8		
-	>							10						2120						7

Figure 1c. Inverter Layout



Figure 2a. AND schematic.

File Edit Control View Format Options Windows Help Undo Cut Copy Faste Delete ZoomInX ZmOutXFull Events CrtMarker DesBrows TimeA = 0(0) ns Sim End = 100 ns Cursor2 = 0 ns Cursor2 = 0 ns TimeA = 0(0) ns Cursor2 = 0 ns TimeA = 0(0) ns Cursor2 = 0 ns Cursor2 = -10 ns 20 40 60 80 100 ns Croups A Constant Constant Constant Constant									2	Waveform:1	iignalscan W	DAI
Undo Cut Copy Faste Delete ZoomInX ZoomOutX ZmOutXFull Events CutMarker DesBrows TimeA = 0(0) ns Sim End = 100 ns Cur2-Cur1 = -10 ns Cursor1 = 10 ns TimeA = 0(0) ns 0 _20 _40 _60 _80 _100 ns Cursor2 = 0 ns TimeA = 0(0) ns Cursor2 = 0 ns TimeA = 0(0) ns Cursor2 = 0 ns Cursor2 = 0 ns							ndows <u>H</u> elp	Options <u>W</u> ir	Format	ntrol ⊻iew	<u>E</u> dit <u>C</u> ont	Eile
TimeA = 0(0) ns Sim End = 100 ns Cursor2 = 0 ns TimeA = 0(0) ns Cursor2 = 0 ns TimeA = 0(0) ns 0 100 ns 0 100 ns 0 100 ns	::1	CrtMarker DesBrows	1 Expand	ZmOutXFull	ZoomOutX	ZoomInX	Delete	Paste	Сору	Cut	o C	Un
		.100 ns	.80	2	.60	40	0 ns	Cursor1 = 1 2 = 0 ns = 0(0) ns 20	Cursor2	= 0(0) ns l = 100 ns . = -10 ns	TimeA = Sim End Cur2-Cur1	
		Groups									λ	Group
	4	A			1					8 - 9 7 - 1		
	Z											

Figure 2b. AND simulation.



Figure 2c. AND layout.



Figure 3a. OR schematic.

DAI Signalscan Waveform:1					
<u>File Edit Control View</u>	Format Options <u>W</u> i	ndows <u>H</u> elp			
Undo Cut	Copy Parts	Delete ZoomInX	ZoomOutX ZmOu	utXFull Empand	CrtMarker DesBrows:1
TimeA = 0(0) ns Sim End = 100 ns Cur2-Cur1 = 0 ns	Cursor1 = 0(0) ns Cursor2 = 0 ns TimeA = 0(0) ns 0 .20	40	60	.80	100 ns
Group: A					
		9]		

Figure 3b. OR simulation.



Figure 3c. OR layout.



Figure 4a. Transmission Gate schematic.

DAI Signalscan	Waveform:1									_ 🗆 ×
<u>File Edit Co</u>	ntrol <u>⊻</u> iew	Format	Options <u>W</u> i	ndows <u>H</u> e	Ир					
Undo	Cut	Сору	Factor	Delete	ZoomInX	ZoomOutX	ZmOutXFull	Empland	CrtMarker	DesBrows:1
TimeA	= 0(0) ns	Cursor2	= 0 ns		Cursor1 = 35	ns				
Sim . Cur2-Cur	1 = -35 ns	TimeA =	0(0) ns 120_		40	,60		,80	100 n:	3
Group: A							<u></u>			iroups
	1 - 1 10 - 1			1					A	A
	48 - 1									
	2 - 2			1	L					
<r< th=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></r<>										

Figure 4b. Transmission Gate simulation.



Figure 4c. Transmission Gate layout.



Figure 5a. XOR schematic.

DAI Signalscan Waveform:1					
Eile Edit Control Mew	Formal Options Windows E				
iinin Out	Copy Rente Delete	ZoonEnX	ZoonButX Zußut	aFull Excent	Ortharker DasBroussi
TimeA = 0(0) ns Sim End = 100 ns Cur2-Cur1 = -89 na	Cursor2 - 8 ns TimeA - 0(0) no	40	50	an	ursor1 - 89 ns
Arop: A					Groups 🔽
					l A A
	-				

Figure 5b. XOR simulation.



Figure 5c. XOR layout.



Figure 6a. Multiplexer schematic.

DAI Signalscan Waveform:1						
<u>File E</u> dit <u>C</u> ontrol <u>V</u> iew	Format Options Wir	ndows <u>H</u> elp				
Undo Cut	Copy Paste	Delete Zoo	mInX ZoomOutX i	ZmOutXFull Empore	d CrtMarker	DesBrows:1
TimeA = 0(0) ns Sim End = 200 ns Cur2-Cur1 = 0 ns	Cursor1 = $0(0)$ ns Cursor2 = 0 ns TimeA = $0(0)$ ns 0 .20 .40	,60 ,80	.100 .120	.140 .160	.180 .200 r	13
Group: A					Ĥ	Groups
22 - 0		i				
= 						
<u> И</u>						

Figure 6b. Multiplexer simulation.



Figure 6c. Multiplexer layout.



Figure 7a. Adder schematic.

¥ Virt	uoso® Lay	rout Editin	g; my_pa	rts Zb	t-adder l	ayout		-									4	- [] ×
X: Tools	Design	Y: 11	Create	(F) Edit	Select: 0	Connectivity	Ontions	dY: Houte	NCSU	st;	a	nd:						4 Holo
1		in the second	a daw		ioniy		opasie	110-110	11000									4
No.										-								
퇲							\sim											
Q	÷ (*					98 - FE												
Q	t 11																	
	1 F					3. S												
an	: 31					: 3												25
=4	ў. 52 С					8 - S												
Ð,						- Lennet												
1						S 1944												
0	: 31							· ·····	-									
되원																		
Ro										÷								
30)								
٦,	a 10																	
2						7												
[elect]	•																	
	-					F		ł										
1	•										-							
<u></u>																		
	5 CL																	
	i (i					· · ·												
	5 S					· 🗸												20
	- 34					- 18 - je												
	-					(-												
	2						087											
	F4	alay and	- La Tarra da	1			D.	n-0				0.1.0			1.0	10.10		
	Nouse L:	showCL	ickinto()		M: :	ecusePop	OP O			1	N hišou	nabsel	uteSc:	ale (h	reetta	JETEN	CWIR

Figure 7b. Adder layout.



Figure 8a. Subtractor schematic.

# Virte	JOSO® La	yout Ed	hting	; my_pa	rts 2b	it-subtre	tor layout														
X: -	14.85	Y:	117	.60	(F)	Select: (d>	\$	dY:		Dis	t:	2	Canad:						7
Tools	Design	Wind	0W -	Create	Edit	Vertty	Connectiv	vity	Options	Route	NCSU										Help
8																					
0						([#]						. 6	HN .								
(F)																					4
~																					
R																					
m																					
ΞĮ,						B	- H			-											*
4					3	100		_			i-ya										
0							-														
1111																					÷.
L!U					6						62 - E3										
2007																					
11																					
5																					
14																					
[eled]					8		· ·	τ,	19 19 19 19 19 19 19 19 19 19 19 19 19 1		-		1								8
Q							1 1														3
11												174			-						
4																					÷.
								\square													
																					÷.
3										8	ekit –		<u> </u>	-		_					
1	NL	show	Cliv	kInfol	3			N: :	acusePopl	ъΟ				R·I	Ližopr	Abso	luteS	cale(hißet	Corre	ntWin
	>													-							

Figure 8b. Subtractor layout.



Figure 9a. ALU schematic.

	#0F	$x_1 = 1$
// Verilog stimulus	$\frac{1}{2}$	$\mathbf{M} = 1 \mathbf{D} 0$
file	$XU = 1 \cdot DU,$	$YZ = 1^{\circ}D1^{\circ}$
IIIE.	XI = I'DU;	Y3 = 1'DU;
initial	X2 = 1'D0;	#25
initial	X3 = 1'b0;	X0 = 1'b0;
begin	Y0 = 1'b1;	X1 = 1'b1;
	Y1 = 1'b0;	X2 = 1'b1;
//S = add	Y2 = 1'b0;	X3 = 1'b0;
S0 = 0;	Y3 = 1'b0;	Y0 = 1'b0;
S1 = 1;	#25	Y1 = 1'b1;
X0 = 1'b0;	X0 = 1'b1;	Y2 = 1'b1;
X1 = 1'b0;	X1 = 1'b0;	Y3 = 1'b1;
X2 = 1'b0;	X2 = 1'b0;	#25
X3 = 1'b0;	X3 = 1'b0;	x0 = 1'b0;
Y0 = 1'b0;	Y0 = 1/b1;	X1 = 1'b1;
Y1 = 1'b0;	Y1 = 1'b0;	$x_{2} = 1 \cdot b_{1};$
$Y_{2} = 1 \cdot b_{1};$	$x_2 = 1 \cdot b_0$;	$x_{2} = 1$ (b1)
$x_3 = 1 / b_0;$	12 - 1 007 22 - 1 b07	$x_0 = 1$ bit
#25	13 - 1 D07	10 = 1 007 10 = 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1
$\frac{1}{100}$	#25	$\mathbf{M} = 1 \mathbf{D} 1 0$
$x_0 = 1 \ b_0$	$XU = 1^{\circ}D1^{\circ}$	YZ = 1'D1'
XI = I'DU'	XI = I'DI'	Y3 = 1'D1;
YU = 1 D1;	X2 = 1'b1;	#25 //check if y > x
YI = I'b0;	X3 = 1'b1;	S0 = 1;
#25	Y0 = 1'b1;	S1 = 0;
X0 = 1'b1;	Y1 = 1'b0;	X0 = 1'b0;
X1 = 1'b0;	Y2 = 1'b0;	X1 = 1'b0;
Y0 = 1'b1;	Y3 = 1'b0;	X2 = 1'b0;
Y1 = 1'b0;	#25	X3 = 1'b0;
#25	X0 = 1'b1;	Y0 = 1'b0;
X0 = 1'b1;	X1 = 1'b0;	Y1 = 1'b0;
X1 = 1'b0;	$x_{2} = 1'b_{0};$	$Y_{2} = 1'b_{0};$
Y0 = 1'b1;	$x_3 = 1 \cdot b_0$:	$x_3 = 1$ b0:
Y1 = 1'b1;	$x_0 = 1 b_0$	#25
#25	V1 = 1 + b1	$\frac{1}{100}$
$x_0 = 1$ · b1 ·	$\frac{11}{1} = 1 \frac{11}{1}$	XU = I DI'
$x_0 = 1$ b1; $x_1 = 1$ b1;	$\frac{1}{2} = 1 \cdot D1,$	$XI = I \cdot DU$
AI = I'DI'	$Y_3 = 1'D1'$	XZ = 1'D0;
AZ = I DI'	#25 //check if y = x	$X_3 = 1'b0;$
$X3 = 1^{\circ} D1^{\circ}$	SO = O;	YU = 1'DU;
YU = 1, $D1$;	S1 = 0;	Y1 = 1'b0;
YI = I'b0;	X0 = 1'b0;	Y2 = 1'b0;
Y2 = 1'b0;	X1 = 1'b0;	Y3 = 1'b0;
Y3 = 1'b0;	X2 = 1'b0;	#25
#25	X3 = 1'b0;	X0 = 1'b0;
X0 = 1'b1;	Y0 = 1'b0;	X1 = 1'b0;
X1 = 1'b1;	Y1 = 1'b0;	X2 = 1'b0;
X2 = 1'b1;	Y2 = 1'b0;	X3 = 1'b0;
X3 = 1'b1;	Y3 = 1'b0;	Y0 = 1'b1;
Y0 = 1'b1;	#25	Y1 = 1'b0;
Y1 = 1'b1;	$x_0 = 1'b_0;$	$Y_2 = 1'b0;$
Y2 = 1'b1;	x1 = 1'b0;	$Y_3 = 1'b_0;$
Y3 = 1 / b1;	$x_2 = 1/b1;$	#25
#25 //S = subtract	$x_2 = 1$ bit	$x_0 = 1/h_1$
S0 = 1 / b1;	$x_{0} = 1$ b07	$x_0 = 1$ b17 $x_1 = 1$ b1;
S1 = 1'b1;	$\frac{10}{2} = \frac{1}{2} \frac{100}{10}$	$x_{2} = 1 \cdot b_{1} \cdot$
$v_{0} = 1.01$	$\frac{1}{1} = \frac{1}{1} \frac{1}{10}$	XZ = 1 DI
AU = I DI i	IZ = I DU	$X3 = 1 \cdot DUi$
AT = T DU'	; UQ'L = 2Y	YU = I'DI;
AZ = I DU i	#25	YI = 1'b1;
X3 = 1'DUi	X0 = 1'b0;	Y2 = 1'b1;
Y U = I' U U;	X1 = 1'b0;	Y3 = 1'b1;
Y1 = 1'b0;	X2 = 1'b1;	#25
Y2 = 1'b0;	X3 = 1'b0;	X0 = 1'b1;
Y3 = 1'b0;	Y0 = 1'b0;	X1 = 1'b1;

X2 =	1'b1;	Y3 = 1'b0;
X3 =	1'b1;	#25 \$finish;
Y0 =	1'b1;	end
Y1 =	1'b1;	
Y2 =	1'b0;	

Table 1. Verilog XL stimulus file.



Figure 9b. ALU simulation.

W VIII 1	LIDHOË LIV	rak Editio	8.19.A	uny_	d të kepara					1000	the second s		
20.3	00.885	40 13	7.80	(1)3	Hard Co. of	1	N.	ery	Depti	0.04			32
4	- seads	Non-Area	Create	-	Annaly 1	ATACINTY	Option .	Pasta Int	-				
4													1111111111111
6		44											
~													<u>L</u>
2													02
<u> </u>													
En		H											
													Q
4													
1													
0													0
and a													04
1943				1			-			-			
3.		Щ											
r		Į											
0		1								1.1.			
4		15											
Muli													
q													
1	antes D	shoet13	iotnes(8					T scool	o ga ci	 Activity 	h solateScale@iiGetOur rentWin	lovji 0. Ri

Figure 9c. ALU layout - simple.



Figure 9d. ALU layout - detailed (flattened).

🗶 Virtuoso® Layout Editing: my_ALU-flat ring-osc layout												
X: Z37.60		Y; 331.05		(F) Select: 0		d×:		dY:		Dist;	Cmd:	10
Tools	Design	Window	Create	Edit	Vertty	Connectivity	Options	Route	NCSU			Help
1												S
-24				15	EEEE	EEFEEEEE	IFFE THE	LULL.	ELEEM			
0				13	mm	192,033723	ATTEN A	9113 .	mn.	MARKA (MA	713,020193,099393	
æ	1			E.	11. 1 9.11	eer eeer	atta a a	deletate a	side bill d	etter fer	ar area farr	
X					10.0							
Q				100	999 999 999 999	anak dabatak 1990 199000	angelande e	ana an	1993/01/2	un na serie da serie Esta da serie	ana panank panan. Padi Kayaga Kayaga	
					HE CE	LUCELLU	LEEP		BEER	CALLEN LE		
LLL (10	nn,n	WERE THE	are real	arra;	mm;	Mex.H		
m						HEFERRE	ALLER'S	والفلغ	eter (uuu'u		
					313.313 TEPRE							
1				20	111.11	235,3556			n na h			
1	i i				1.21.	LE L	LE LUC L	hind.	CLER'S	CHILLE.	AND REAL PROPERTY AND IN COMPANY	
1				10	117,73	197,9999	THE OF	ana.	11111	61919 1 ,79	111,211,111,111,111,111	
0						EFF FFFFF	Addition of					
1111					11111	STANDARD FEPSERER	100000		i i i i i i i Fickeri			
清清				1	HI.H	III HAR		1111	ITTE:			
20				E.	KER KI	HEALER	Maria S	ki.ki.	ELEP)	0.020	and address and address and	
Den				M	10,0	HOURSE	THE R.	3111.	nn th	ener en	THE REPORT OF THE	
L,				100	and a sea		ALLING S	andra an		eki katala Prima		
D					11141	alla di Jan FRUSSIE			ET E E E E E		a a da caladada da d	
7					111.01	IN COMPANY	and the second second	nn.	Inn:		and states design	
[stel]				E.	11711	ELCELLC	XEEEE'S	kkka.	ere er i	00030	a da ka	
-	<u> </u>			27	10,01	999 (1998) 9	ana an	ana.	HRN.			
Ц												1
11	Rouse 1:	showCli	ckInfol	1		N	nousePopl	b 0			R:hiloonAbsoluteScale	ChiSetCorrentWin
-												

Figure 10a. Ring oscillator layout.



Figure 10a. Ring oscillator layout detail.